0
0
Fork 0
easterhegg-2005-website/wiki/ProzessorDesign.shtml

52 lines
1.4 KiB
Plaintext
Raw Normal View History

2024-01-29 20:50:09 +01:00
<!--#include virtual="ssi_site_header_utf8.html" -->
<!-- begin of specific page header -->
<title>ProzessorDesign</title>
<!-- end of specific page header -->
<!--#include virtual="ssi_site_intro.html" -->
<!-- begin of specific page content -->
<!--CONTENT-->
<div class="mw-parser-output"><p>-- Findet leider nicht statt --
</p><p>Vortrag zum Thema Prozessordesign.
</p><p>was soll meine CPU, mein DSP eigendlich so koennen und bieten...
</p>
<ul><li>Instruction Sets</li>
<li>Piplining und und Parallelausfuehrung</li>
<li>Memory Design und Caching</li></ul>
<p><br />
2024-01-29 21:13:55 +01:00
Alios 00:56, 13 Jan 2005 (CET)
2024-01-29 20:50:09 +01:00
</p>
2024-01-29 21:13:55 +01:00
<!--
2024-01-29 20:50:09 +01:00
NewPP limit report
Cached time: 20240129194935
Cache expiry: 86400
Dynamic content: false
[SMW] Intext annotation parser time: 0.001 seconds
CPU time usage: 0.006 seconds
Real time usage: 0.008 seconds
Preprocessor visited node count: 1/1000000
Preprocessor generated node count: 4/1000000
Postexpand include size: 0/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 1/40
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip postexpand size: 0/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00% 0.000 1 -total
-->
</div>
<!-- Saved in parser cache with key ccchhwiki:pcache:idhash:752-1!canonical and timestamp 20240129194935 and revision id 5247
-->
<!-- end of specific page content -->
<!--#include virtual = "ssi_site_extro.html" -->